Sign In / Register
Please sign in to interact with this page. There is no need to register for an account, simply enter your name to stay signed in for 24 hours and you will be able to make a maximum of 10 likes and 5 comments during your time signed in.
on Dec 04 2014
Anzu synthesizes Verilog designs from specifications written in LTL (Linear Temporal Logic). Software last updated 13 April 2007.
Representation and Reasoning
Automated Theorem Proving
Sign in to Comment
Copyright © 2015, AI Access Foundation. All rights reserved.